![An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/a8792bcd-23f2-4304-9fea-df9f702d0ddf/dac4118-toc-0001-m.jpg?trick=1682308735319)
An improved current mode logic latch for high‐speed applications - Kumawat - 2020 - International Journal of Communication Systems - Wiley Online Library
![Electronics | Free Full-Text | High-Speed Wide-Range True-Single-Phase-Clock CMOS Dual Modulus Prescaler Electronics | Free Full-Text | High-Speed Wide-Range True-Single-Phase-Clock CMOS Dual Modulus Prescaler](https://www.mdpi.com/electronics/electronics-09-00725/article_deploy/html/images/electronics-09-00725-g001.png)
Electronics | Free Full-Text | High-Speed Wide-Range True-Single-Phase-Clock CMOS Dual Modulus Prescaler
![Figure 1 from High speed CML latch using active inductor in 0.18μm CMOS technology | Semantic Scholar Figure 1 from High speed CML latch using active inductor in 0.18μm CMOS technology | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/1e50f16f6d8ab23fda2541e1289b7b851a3c6f9b/2-Figure1-1.png)
Figure 1 from High speed CML latch using active inductor in 0.18μm CMOS technology | Semantic Scholar
![Design of low-power high-speed dual-modulus frequency divider with improved MOS current mode logic | Semantic Scholar Design of low-power high-speed dual-modulus frequency divider with improved MOS current mode logic | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/47bdc4870069f2cd0a527111f68edaacac42b07c/1-Figure1-1.png)
Design of low-power high-speed dual-modulus frequency divider with improved MOS current mode logic | Semantic Scholar
![Electronics | Free Full-Text | A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs Electronics | Free Full-Text | A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs](https://www.mdpi.com/electronics/electronics-08-00589/article_deploy/html/images/electronics-08-00589-g001.png)
Electronics | Free Full-Text | A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs
Design of Low Voltage D-Flip Flop Using MOS Current Mode Logic (MCML) For High Frequency Applications with EDA Tool
![PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices](https://www.researchgate.net/profile/Taeho-Kim-12/publication/3480611/figure/fig1/AS:668980322787334@1536508746380/Circuit-configuration-of-the-proposed-NDR-based-CML-D-flip-flop_Q320.jpg)
PDF) Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices
![Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS](https://www.mdpi.com/electronics/electronics-09-01968/article_deploy/html/images/electronics-09-01968-g002.png)
Electronics | Free Full-Text | A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS
![Electronics | Free Full-Text | 40 GHz VCO and Frequency Divider in 28 nm FD-SOI CMOS Technology for Automotive Radar Sensors Electronics | Free Full-Text | 40 GHz VCO and Frequency Divider in 28 nm FD-SOI CMOS Technology for Automotive Radar Sensors](https://www.mdpi.com/electronics/electronics-10-02114/article_deploy/html/images/electronics-10-02114-g005.png)
Electronics | Free Full-Text | 40 GHz VCO and Frequency Divider in 28 nm FD-SOI CMOS Technology for Automotive Radar Sensors
![KR100969864B1 - Cml type d flip-flop and frequency divide-by-odd number using the same - Google Patents KR100969864B1 - Cml type d flip-flop and frequency divide-by-odd number using the same - Google Patents](https://patentimages.storage.googleapis.com/58/b0/1e/d8e6190e507fd7/112008062653318-pat00001.png)